https://hdlbits.com/ https://hdlbits.com/problems https://hdlbits.com/about https://hdlbits.com/contact https://hdlbits.com/privacy-policy https://hdlbits.com/terms https://hdlbits.com/tracks/getting-started https://hdlbits.com/tracks/getting-started/first-steps https://hdlbits.com/tracks/verilog-language https://hdlbits.com/tracks/verilog-language/basics https://hdlbits.com/tracks/verilog-language/vectors https://hdlbits.com/tracks/verilog-language/modules-hierarchy https://hdlbits.com/tracks/verilog-language/procedures https://hdlbits.com/tracks/verilog-language/more-features https://hdlbits.com/tracks/circuits https://hdlbits.com/tracks/circuits/combinational-logic https://hdlbits.com/tracks/circuits/sequential-logic https://hdlbits.com/tracks/circuits/building-larger-circuits https://hdlbits.com/tracks/verification https://hdlbits.com/tracks/verification/reading-simulations https://hdlbits.com/tracks/verification/writing-testbenches https://hdlbits.com/tracks/rtl-patterns https://hdlbits.com/tracks/rtl-patterns/fifos https://hdlbits.com/tracks/rtl-patterns/cdc https://hdlbits.com/tracks/rtl-patterns/handshaking https://hdlbits.com/tracks/rtl-patterns/pipelines https://hdlbits.com/tracks/rtl-patterns/memories https://hdlbits.com/tracks/rtl-patterns/branch-prediction https://hdlbits.com/problems/circuits/building-larger-circuits/alu-4bit https://hdlbits.com/problems/circuits/building-larger-circuits/complete-timer https://hdlbits.com/problems/circuits/building-larger-circuits/counter-period-1000 https://hdlbits.com/problems/circuits/building-larger-circuits/fsm-complete https://hdlbits.com/problems/circuits/building-larger-circuits/fsm-enable-shift https://hdlbits.com/problems/circuits/building-larger-circuits/fsm-onehot-equations https://hdlbits.com/problems/circuits/building-larger-circuits/priority-arbiter https://hdlbits.com/problems/circuits/building-larger-circuits/sequence-1101 https://hdlbits.com/problems/circuits/building-larger-circuits/shift-register-down-counter https://hdlbits.com/problems/circuits/building-larger-circuits/simple-datapath https://hdlbits.com/problems/circuits/building-larger-circuits/traffic-light-controller https://hdlbits.com/problems/circuits/building-larger-circuits/uart-lite-transmitter https://hdlbits.com/problems/circuits/combinational-logic/7420-chip https://hdlbits.com/problems/circuits/combinational-logic/adder-100bit https://hdlbits.com/problems/circuits/combinational-logic/adder-32bit https://hdlbits.com/problems/circuits/combinational-logic/adder-3bit https://hdlbits.com/problems/circuits/combinational-logic/another-gate https://hdlbits.com/problems/circuits/combinational-logic/barrel-shifter-4bit https://hdlbits.com/problems/circuits/combinational-logic/basic-wire https://hdlbits.com/problems/circuits/combinational-logic/bcd-7seg https://hdlbits.com/problems/circuits/combinational-logic/bcd-adder-4digit https://hdlbits.com/problems/circuits/combinational-logic/bus-mux2 https://hdlbits.com/problems/circuits/combinational-logic/combine-two-circuits https://hdlbits.com/problems/circuits/combinational-logic/comparator-8bit https://hdlbits.com/problems/circuits/combinational-logic/even-longer-vectors https://hdlbits.com/problems/circuits/combinational-logic/ground https://hdlbits.com/problems/circuits/combinational-logic/kmap-3var https://hdlbits.com/problems/circuits/combinational-logic/kmap-4var-a https://hdlbits.com/problems/circuits/combinational-logic/kmap-4var-b https://hdlbits.com/problems/circuits/combinational-logic/kmap-4var-c https://hdlbits.com/problems/circuits/combinational-logic/kmap-additional https://hdlbits.com/problems/circuits/combinational-logic/kmap-minimal-circuit https://hdlbits.com/problems/circuits/combinational-logic/kmap-mux https://hdlbits.com/problems/circuits/combinational-logic/kmap-sop-pos https://hdlbits.com/problems/circuits/combinational-logic/more-logic-gates https://hdlbits.com/problems/circuits/combinational-logic/mux256to1 https://hdlbits.com/problems/circuits/combinational-logic/mux256x4 https://hdlbits.com/problems/circuits/combinational-logic/mux2to1-gates https://hdlbits.com/problems/circuits/combinational-logic/mux4to1 https://hdlbits.com/problems/circuits/combinational-logic/mux9to1 https://hdlbits.com/problems/circuits/combinational-logic/nor-gate https://hdlbits.com/problems/circuits/combinational-logic/popcount-3bit https://hdlbits.com/problems/circuits/combinational-logic/priority-encoder-4bit https://hdlbits.com/problems/circuits/combinational-logic/ring-or-vibrate https://hdlbits.com/problems/circuits/combinational-logic/signed-overflow https://hdlbits.com/problems/circuits/combinational-logic/simple-circuit-a https://hdlbits.com/problems/circuits/combinational-logic/simple-circuit-b https://hdlbits.com/problems/circuits/combinational-logic/thermostat https://hdlbits.com/problems/circuits/combinational-logic/truth-tables https://hdlbits.com/problems/circuits/combinational-logic/two-bit-equality https://hdlbits.com/problems/circuits/combinational-logic/two-gates https://hdlbits.com/problems/circuits/sequential-logic/arithmetic-shift https://hdlbits.com/problems/circuits/sequential-logic/binary-counter-4bit https://hdlbits.com/problems/circuits/sequential-logic/clock-12hour https://hdlbits.com/problems/circuits/sequential-logic/conway-life-16x16 https://hdlbits.com/problems/circuits/sequential-logic/counter-1-to-12 https://hdlbits.com/problems/circuits/sequential-logic/counter-1000 https://hdlbits.com/problems/circuits/sequential-logic/create-from-truth-table https://hdlbits.com/problems/circuits/sequential-logic/d-latch https://hdlbits.com/problems/circuits/sequential-logic/decade-counter https://hdlbits.com/problems/circuits/sequential-logic/decade-counter-again https://hdlbits.com/problems/circuits/sequential-logic/decade-counter-enabled https://hdlbits.com/problems/circuits/sequential-logic/decimal-counter-4digit https://hdlbits.com/problems/circuits/sequential-logic/detect-both-edges https://hdlbits.com/problems/circuits/sequential-logic/detect-rising-edge https://hdlbits.com/problems/circuits/sequential-logic/dff-async-reset https://hdlbits.com/problems/circuits/sequential-logic/dff-basic https://hdlbits.com/problems/circuits/sequential-logic/dff-byte-enable https://hdlbits.com/problems/circuits/sequential-logic/dff-gated https://hdlbits.com/problems/circuits/sequential-logic/dff-reset-value https://hdlbits.com/problems/circuits/sequential-logic/dff-sync-reset https://hdlbits.com/problems/circuits/sequential-logic/dff-sync-reset-enable https://hdlbits.com/problems/circuits/sequential-logic/dff-vector https://hdlbits.com/problems/circuits/sequential-logic/dffs-and-gates https://hdlbits.com/problems/circuits/sequential-logic/dual-edge-register https://hdlbits.com/problems/circuits/sequential-logic/edge-capture https://hdlbits.com/problems/circuits/sequential-logic/fsm-q2a https://hdlbits.com/problems/circuits/sequential-logic/fsm-q2a-alternate https://hdlbits.com/problems/circuits/sequential-logic/fsm-q2b-alternate https://hdlbits.com/problems/circuits/sequential-logic/fsm-q2b-onehot https://hdlbits.com/problems/circuits/sequential-logic/fsm-q3a https://hdlbits.com/problems/circuits/sequential-logic/fsm-q3b https://hdlbits.com/problems/circuits/sequential-logic/fsm-q3c https://hdlbits.com/problems/circuits/sequential-logic/fsm-q6 https://hdlbits.com/problems/circuits/sequential-logic/fsm-q6b-next-state https://hdlbits.com/problems/circuits/sequential-logic/fsm-q6c-onehot https://hdlbits.com/problems/circuits/sequential-logic/left-right-rotator https://hdlbits.com/problems/circuits/sequential-logic/lemmings-bump https://hdlbits.com/problems/circuits/sequential-logic/lemmings-complete https://hdlbits.com/problems/circuits/sequential-logic/lemmings-fall https://hdlbits.com/problems/circuits/sequential-logic/lemmings-walk https://hdlbits.com/problems/circuits/sequential-logic/lfsr-32bit https://hdlbits.com/problems/circuits/sequential-logic/lfsr-3bit https://hdlbits.com/problems/circuits/sequential-logic/lfsr-5bit https://hdlbits.com/problems/circuits/sequential-logic/mealy-fsm-q8 https://hdlbits.com/problems/circuits/sequential-logic/mealy-fsm-sequence-detector https://hdlbits.com/problems/circuits/sequential-logic/moore-fsm https://hdlbits.com/problems/circuits/sequential-logic/moore-fsm-sequence-detector https://hdlbits.com/problems/circuits/sequential-logic/mux-and-dff https://hdlbits.com/problems/circuits/sequential-logic/mux-dff-enable https://hdlbits.com/problems/circuits/sequential-logic/one-hot-fsm https://hdlbits.com/problems/circuits/sequential-logic/one-hot-transitions https://hdlbits.com/problems/circuits/sequential-logic/ps2-packet-parser https://hdlbits.com/problems/circuits/sequential-logic/ps2-parser-datapath https://hdlbits.com/problems/circuits/sequential-logic/rule-110 https://hdlbits.com/problems/circuits/sequential-logic/rule-90 https://hdlbits.com/problems/circuits/sequential-logic/sequence-recognition https://hdlbits.com/problems/circuits/sequential-logic/serial-receiver https://hdlbits.com/problems/circuits/sequential-logic/serial-receiver-datapath https://hdlbits.com/problems/circuits/sequential-logic/serial-receiver-parity https://hdlbits.com/problems/circuits/sequential-logic/serial-twos-complement-mealy https://hdlbits.com/problems/circuits/sequential-logic/serial-twos-complement-moore https://hdlbits.com/problems/circuits/sequential-logic/shift-register-4bit https://hdlbits.com/problems/circuits/sequential-logic/shift-register-enable https://hdlbits.com/problems/circuits/sequential-logic/shift-register-reversible https://hdlbits.com/problems/circuits/sequential-logic/simple-fsm1-async https://hdlbits.com/problems/circuits/sequential-logic/simple-fsm1-sync https://hdlbits.com/problems/circuits/sequential-logic/simple-fsm2-async https://hdlbits.com/problems/circuits/sequential-logic/simple-fsm2-sync https://hdlbits.com/problems/circuits/sequential-logic/simple-fsm3-async https://hdlbits.com/problems/circuits/sequential-logic/simple-fsm3-sync https://hdlbits.com/problems/circuits/sequential-logic/slow-decade-counter https://hdlbits.com/problems/circuits/sequential-logic/sr-latch https://hdlbits.com/problems/circuits/sequential-logic/state-transitions-3 https://hdlbits.com/problems/circuits/sequential-logic/three-input-lut https://hdlbits.com/problems/circuits/sequential-logic/universal-shift-register https://hdlbits.com/problems/circuits/sequential-logic/updown-counter-4bit https://hdlbits.com/problems/getting-started/first-steps/and-gate https://hdlbits.com/problems/getting-started/first-steps/four-wires https://hdlbits.com/problems/getting-started/first-steps/inverter https://hdlbits.com/problems/getting-started/first-steps/output-zero https://hdlbits.com/problems/getting-started/first-steps/wire https://hdlbits.com/problems/rtl-patterns/branch-prediction/cs450-counter-2bc https://hdlbits.com/problems/rtl-patterns/branch-prediction/cs450-gshare https://hdlbits.com/problems/rtl-patterns/branch-prediction/cs450-history-shift https://hdlbits.com/problems/rtl-patterns/branch-prediction/cs450-timer https://hdlbits.com/problems/rtl-patterns/cdc/handshake-synchronizer https://hdlbits.com/problems/rtl-patterns/cdc/pulse-synchronizer https://hdlbits.com/problems/rtl-patterns/cdc/toggle-synchronizer https://hdlbits.com/problems/rtl-patterns/cdc/two-flop-synchronizer https://hdlbits.com/problems/rtl-patterns/fifos/almost-empty-fifo https://hdlbits.com/problems/rtl-patterns/fifos/almost-full-fifo https://hdlbits.com/problems/rtl-patterns/fifos/async-fifo https://hdlbits.com/problems/rtl-patterns/fifos/circular-buffer https://hdlbits.com/problems/rtl-patterns/fifos/sync-fifo https://hdlbits.com/problems/rtl-patterns/handshaking/backpressure-pipeline https://hdlbits.com/problems/rtl-patterns/handshaking/ready-valid-pipeline-stage https://hdlbits.com/problems/rtl-patterns/handshaking/skid-buffer https://hdlbits.com/problems/rtl-patterns/handshaking/valid-ready-basics https://hdlbits.com/problems/rtl-patterns/memories/dual-port-ram https://hdlbits.com/problems/rtl-patterns/memories/register-file https://hdlbits.com/problems/rtl-patterns/memories/rom https://hdlbits.com/problems/rtl-patterns/memories/single-port-ram https://hdlbits.com/problems/rtl-patterns/memories/sram-controller https://hdlbits.com/problems/rtl-patterns/pipelines/four-stage-pipeline https://hdlbits.com/problems/rtl-patterns/pipelines/latency-matching https://hdlbits.com/problems/rtl-patterns/pipelines/pipelined-adder https://hdlbits.com/problems/rtl-patterns/pipelines/pipelined-multiplier https://hdlbits.com/problems/rtl-patterns/pipelines/two-stage-pipeline https://hdlbits.com/problems/verification/reading-simulations/buggy-add-sub https://hdlbits.com/problems/verification/reading-simulations/buggy-case https://hdlbits.com/problems/verification/reading-simulations/buggy-mux-2to1 https://hdlbits.com/problems/verification/reading-simulations/buggy-mux4 https://hdlbits.com/problems/verification/reading-simulations/buggy-nand https://hdlbits.com/problems/verification/reading-simulations/combinational-1 https://hdlbits.com/problems/verification/reading-simulations/combinational-2 https://hdlbits.com/problems/verification/reading-simulations/combinational-3 https://hdlbits.com/problems/verification/reading-simulations/combinational-4 https://hdlbits.com/problems/verification/reading-simulations/combinational-5 https://hdlbits.com/problems/verification/reading-simulations/combinational-6 https://hdlbits.com/problems/verification/reading-simulations/counting-sequence https://hdlbits.com/problems/verification/reading-simulations/edge-detector-trace https://hdlbits.com/problems/verification/reading-simulations/identify-the-gate https://hdlbits.com/problems/verification/reading-simulations/infer-the-mux https://hdlbits.com/problems/verification/reading-simulations/sequential-10 https://hdlbits.com/problems/verification/reading-simulations/sequential-7 https://hdlbits.com/problems/verification/reading-simulations/sequential-8 https://hdlbits.com/problems/verification/reading-simulations/sequential-9 https://hdlbits.com/problems/verification/writing-testbenches/and-gate https://hdlbits.com/problems/verification/writing-testbenches/clock https://hdlbits.com/problems/verification/writing-testbenches/exhaustive-test-full-adder https://hdlbits.com/problems/verification/writing-testbenches/t-flip-flop https://hdlbits.com/problems/verification/writing-testbenches/testbench1 https://hdlbits.com/problems/verification/writing-testbenches/testbench2 https://hdlbits.com/problems/verification/writing-testbenches/verify-counter-sequence https://hdlbits.com/problems/verification/writing-testbenches/verify-fsm-sequence https://hdlbits.com/problems/verification/writing-testbenches/verify-shift-register https://hdlbits.com/problems/verilog-language/basics/7458-chip https://hdlbits.com/problems/verilog-language/basics/constant-one https://hdlbits.com/problems/verilog-language/basics/constant-vector https://hdlbits.com/problems/verilog-language/basics/declaring-wires https://hdlbits.com/problems/verilog-language/basics/full-adder https://hdlbits.com/problems/verilog-language/basics/half-adder https://hdlbits.com/problems/verilog-language/basics/mux2to1 https://hdlbits.com/problems/verilog-language/basics/nor-gate https://hdlbits.com/problems/verilog-language/basics/xnor-gate https://hdlbits.com/problems/verilog-language/modules-hierarchy/adder-1 https://hdlbits.com/problems/verilog-language/modules-hierarchy/adder-2 https://hdlbits.com/problems/verilog-language/modules-hierarchy/adder-subtractor https://hdlbits.com/problems/verilog-language/modules-hierarchy/carry-select-adder https://hdlbits.com/problems/verilog-language/modules-hierarchy/connect-ports-name https://hdlbits.com/problems/verilog-language/modules-hierarchy/connect-ports-position https://hdlbits.com/problems/verilog-language/modules-hierarchy/instantiate-by-name https://hdlbits.com/problems/verilog-language/modules-hierarchy/instantiate-multiple https://hdlbits.com/problems/verilog-language/modules-hierarchy/intermediate-wire https://hdlbits.com/problems/verilog-language/modules-hierarchy/modules https://hdlbits.com/problems/verilog-language/modules-hierarchy/modules-vectors https://hdlbits.com/problems/verilog-language/modules-hierarchy/ripple-carry-adder https://hdlbits.com/problems/verilog-language/modules-hierarchy/three-modules https://hdlbits.com/problems/verilog-language/modules-hierarchy/two-submodule-types https://hdlbits.com/problems/verilog-language/more-features/generate-100bit-adder https://hdlbits.com/problems/verilog-language/more-features/generate-100digit-bcd https://hdlbits.com/problems/verilog-language/more-features/generate-bcd-adder https://hdlbits.com/problems/verilog-language/more-features/generate-xor-ring https://hdlbits.com/problems/verilog-language/more-features/parity-reduction https://hdlbits.com/problems/verilog-language/more-features/popcount-255 https://hdlbits.com/problems/verilog-language/more-features/reduction-wide https://hdlbits.com/problems/verilog-language/more-features/ternary-mux4 https://hdlbits.com/problems/verilog-language/more-features/vector-reversal-100bit https://hdlbits.com/problems/verilog-language/procedures/avoid-latches https://hdlbits.com/problems/verilog-language/procedures/case-decoder https://hdlbits.com/problems/verilog-language/procedures/case-mux https://hdlbits.com/problems/verilog-language/procedures/clocked-register https://hdlbits.com/problems/verilog-language/procedures/combinational-process https://hdlbits.com/problems/verilog-language/procedures/complete-case https://hdlbits.com/problems/verilog-language/procedures/conditional-mux https://hdlbits.com/problems/verilog-language/procedures/min-max https://hdlbits.com/problems/verilog-language/procedures/popcount-for-loop https://hdlbits.com/problems/verilog-language/procedures/priority-encoder https://hdlbits.com/problems/verilog-language/procedures/priority-encoder-casez https://hdlbits.com/problems/verilog-language/procedures/transparent-latch https://hdlbits.com/problems/verilog-language/vectors/bit-reversal https://hdlbits.com/problems/verilog-language/vectors/byte-select https://hdlbits.com/problems/verilog-language/vectors/concat-replicate https://hdlbits.com/problems/verilog-language/vectors/four-input-gates https://hdlbits.com/problems/verilog-language/vectors/more-replication https://hdlbits.com/problems/verilog-language/vectors/replication-operator https://hdlbits.com/problems/verilog-language/vectors/replication-sign https://hdlbits.com/problems/verilog-language/vectors/sign-extend https://hdlbits.com/problems/verilog-language/vectors/vector-bitwise https://hdlbits.com/problems/verilog-language/vectors/vector-concatenation https://hdlbits.com/problems/verilog-language/vectors/vector-details https://hdlbits.com/problems/verilog-language/vectors/vector-part-select https://hdlbits.com/problems/verilog-language/vectors/vector-passthrough https://hdlbits.com/problems/verilog-language/vectors/vector-reversal