HDLbits
Browse Problems

Verification/Reading Simulations

Sequential Circuit 7

easy
waveformsequentialregister

The trace shows q updating to d only at rising edges where enable is high. In every other cycle it holds its previous value.