HDLbits
Browse Problems

Verification/Reading Simulations

Sequential Circuit 10

medium
waveformsequentialfsm

Sample bits on rising edges. Assert pulse in the state reached after receiving 101; allow overlapping matches and synchronously reset the detector.