Verilog Language

Wires, simple gates, and constant values.

Multi-bit signals, part-selects, and concatenation.

Instantiating and wiring up submodules.

always blocks, if/else, case, and loops.

Conditional and reduction operators, generate blocks.