HDLbits
Start Practicing

Verilog Language/More Features

More Features

Conditional and reduction operators, generate blocks.